

**PROCEEDINGS OF
THE 2007 INTERNATIONAL CONFERENCE ON
ENGINEERING OF RECONFIGURABLE SYSTEMS &
ALGORITHMS**

ERSA₂₀₀₇

Editor

Toomas P. Plaks



WORLDCOMP'07

June 25-28, 2007

Las Vegas Nevada, USA

www.world-academy-of-science.org

©CSREA Press

This volume contains papers presented at The 2007 International Conference on Engineering of Reconfigurable Systems & Algorithms (ERSA'07). Their inclusion in this publication does not necessarily constitute endorsements by editors or by the publisher.

Copyright and Reprint Permission

Copying without a fee is permitted provided that the copies are not made or distributed for direct commercial advantage, and credit to source is given. Abstracting is permitted with credit to the source. Please contact the publisher for other copying, reprint, or republication permission.

Copyright © 2007 CSREA Press
ISBN: 1-60132-026-4
Printed in the United States of America

CSREA Press
U. S. A.

ERSA'07

ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS

The international conference on Engineering of Reconfigurable Systems and Algorithms (ERSA) was founded in 2001 and, since then, has been held each year in Las Vegas. The predecessor of ERSA was a workshop on Engineering of Reconfigurable Hardware/Software Objects (ENREGLE), which was held at Las Vegas two years, since 1999.

During this period, the reconfigurable computing has gained more and more attention. In the early years the reconfigurable computing platform was used in very dedicated, specific application areas, in specialised signal and image processing systems and for prototyping VLSIs for embedded systems. On present days, the reconfigurable computing platform is used for a wide range of applications: from very dedicated embedded applications to supercomputing. The range of problems runs from purely hardware related designs to building multiprocessing systems and operating systems for reconfigurable spaces of elementary processors. The interests of researchers move from fine grain granularity and/or parallelism to coarse grain parallelism. The interest moves from physical level to abstract level, from physical placement to building flexible and configurable/adaptable multiprocessing environments.

ERSA conference solicits papers from all aspects of reconfigurable computing, including classical programmable logic, as well as configurable multiprogramming related papers. The topics of interests include theory, architecture, algorithms, design systems and applications that demonstrate the benefits of reconfigurable computing.

I would like to thank the authors for submitting their papers to ERSA'07 and for preparing the final versions of their papers for due date. I hope you all will have successful and enjoyable meeting in Las Vegas this year and I hope to meet you again in next years. I would like to extend my deepest gratitude for the efforts extended by the ERSA'07 Program Committee and to all external reviewers for their careful reading of all of the submitted papers.

Last but not least, I would like to thank the organizing team of The 2007 World Congress in Computer Science, Computer Engineering, and Applied Computing, and, especially, the General Chair Prof. Hamid Arabnia, for the continuous support and help in organizing the ERSA conference.

Toomas P. Plaks
ERSA Chair
London
April, 2007

ERSA'07 Conference Organisation

Conference Chair

Dr. Toomas P. Plaks
*London & Reading Univ.,
UK*

Advisory Board

Prof. Donald Bouldin
*Univ. of Tennessee, Knoxville
USA*

Prof. Viktor K. Prasanna
*Univ. of Southern California
USA*

Dr. Nick Tredennick
*Gilder Technology Report
USA*

Steering Committee

Peter Athanas *Virginia Tech., USA*
Wayne Luk *Imperial College, UK*
Bernard Pottier *Univ. of Bretagne Occidentale, France*

Executive Committee

Ronald DeMara *Univ. of Central Florida, USA*
Steven Guccione *CMPWare, USA*

Programme Committee

Mahmoud Alahmad *University of Nebraska-Lincoln, USA*
David Andrwes *Univ. of Kansas, USA*
Peter Athanas *Virginia Tech., USA*
Paul Beckett *RMIT Univ., Australia*
Donald Bouldin *Univ. of Tennessee, Knoxville, USA*
Timo Bretschneider *Nanyang Technological Univ., Singapore*
Gabriel Caffarena *Technical Univ. of Madrid, Spain*
Sek Chai *Motorola, USA*
Ronald DeMara *Univ. of Central Florida, USA*
Christopher Doss *North Carolina A & T State Univ., USA*
Antonio Gentile *Univ. of Palermo, Italy*
Guy Gogniat *Univ. of Bretagne Sud, France*
Marek Gorgoń *AGH Univ. of Technology, Poland*
Steven Guccione *Cmpware, Inc., USA*
Frank Hannig *Univ. of Erlangen-Nürnberg, Germany*
Jim Harkin *University of Ulster, Northern Ireland*
Martin Herbordt *Boston Univ., USA*
Christian Hochberger *TU Dresden, Germany*
Xinming Huang *Univ. of New Orleans, USA*
Esther Hughes *Virginia Commonwealth Univ., USA*

Ju-wook Jang Sogang Univ., Korea
Jack Jean Wright State Univ., USA
Yong-Kyu Jung Texas A&M Univ. USA
Paris Kitsos Hellenic Open Univ., Greece
Markus Koester Univ. of Paderborn, Germany
Dominique Lavenier IRISA, France
Jaehwan Lee Purdue Univ., USA
Jeong Lee Chosun Univ., S. Korea
Miriam Leeser Northeastern Univ., USA
Xuejun Liang Jackson State Univ., USA
Björn Lisper Univ. of Mälardalen, Sweden
Wayne Luk Imperial College, UK
Bingfeng Mei IMEC, Belgium
Seda Memik Northwestern Univ., USA
Martin Middendorf Univ. of Leipzig, Germany
Vincent Nollet IMEC, Belgium
Cameron Patterson Virginia Tech., USA
Sebastien Pillement ENSSAT, France
Toomas Plaks London & Reading Univ., UK
Marco Platzner ETH, Zurich, Switzerland
Mario Porrman Univ. of Paderborn, Germany
Bernard Pottier Univ. of Bretagne Occidentale, France
Viktor Prasanna Univ. of Southern California, USA
Guido Rotondi Italian National Statistical Institute (ISTAT), Italy
Marco Santambrogio Politecnico di Milano, Italy
Sergei Sawitzki Philips Research, The Netherlands
Christian Siemers Univ. of Applied Sciences Nordhausen, Germany
Melissa Smith Clemson Univ., USA
Tarek Taha Clemson Univ., USA
Jürgen Teich Univ. of Erlangen-Nürnberg, Germany
Jim Torresen Univ. of Oslo, Norway
Salvatore Vitabile Univ. di Palermo, Italy
Steve Wilton Univ. of British Columbia, Canada
Sotirios Ziavras New Jersey Inst. of Techn., USA

Contents

SESSION: KEYNOTES AND INVITED TALKS

Challenges in Consumer Electronics for the 21st Century	3
<i>Steven Leibson</i>	
Scientific Computing using Reconfigurable Hardware	13
<i>Viktor Prasanna</i>	
A Unified Retargetable Design Methodology for Dedicated and Re-Programmable Multiprocessor Arrays: Case Study and Quantitative Evaluation	14
<i>Juergen Teich, Frank Hannig, Holger Ruckdeschel, Hritam Dutta, Dmitrij Kissler, Andrej Stravet</i>	
An Integrated Platform for Heterogeneous Reconfigurable Computing	25
<i>Bernard Pottier</i>	

SESSION: RECONFIGURABLE SYSTEMS ON CHIP

Energy-Efficient Dynamic Task Scheduling Algorithm for Reconfigurable System-on-Chip Architectures	37
<i>Swathi T. Gurumani, B. Earl Wells</i>	
Memory Hierarchy for MCSoPC Multithreaded Systems	44
<i>Erik Anderson, Wesley Peck, Jim Stevens, Jason Agron, Fabrice Baijot, Seth Warn, David Andrews</i>	
Design Space Exploration of Multiprocessor Systems with MultiContext Reconfigurable Co-Processors	51
<i>Pranav Vaidya, Jaehwan John Lee</i>	
Energy-Aware System Synthesis for Reconfigurable Chip Multiprocessors	61
<i>Xiaofang Wang, Sotirios Ziavras, Jie Hu</i>	

SESSION: TASK SCHEDULING AND DYNAMIC RECONFIGURATION

HW implementation of an execution manager for reconfigurable systems	71
<i>Javier Resano, Juan Antonio Clemente, Carlos Gonzalez, Jose Luis Garcia, Daniel Mozos</i>	
Task Partitioning for the Scheduling on Reconfigurable Systems driven by Specification Self-Similarity	78

Matteo Giani, Massimo Redaelli, Marco Domenico Santambrogio, Donatella Sciuto

Configuration and Data Scheduling for Executing Dynamic Applications onto Multi-Context Reconfigurable Architectures 85

Fredy Rivera, Marcos Sanchez-Elez, Nader Bagherzadeh

A Compiler to Generate Hardware from Java Byte Codes for High Performance, Low Energy Embedded Systems 92

Darrin Hanna, Michael DuChene, Lawrence Kennedy, Brian Carpenter

Selecting Heterogeneous Computation Blocks for Reconfigurable JPEG Codec Computing 99

Wei-Ting wang, Wai-Hong Tam, Yi-Chi Chen, Kuen-Cheng Chiang, Chung-Ping Chung

SESSION: APPLICATIONS

High-Precision BLAS on FPGA-enhanced Computers 107

Chuan He, Guan Qin, Richard Ewing, Wei Zhao

High-efficiency protection solution for off-chip memory in embedded systems 117

Romain Vaslin, Guy Gogniat, Jean-Philippe Diguët, Russell Tessier, Wayne Burlison

Simulation Framework for Performance Prediction in the Engineering of Reconfigurable Systems and Applications 124

Eric Grobelny, Casey Reardon, Adam Jacobs, Alan George

FPGA Implementation of an Analytical Design Method for A Cycle-Optimal 2D-DCT/IDCT 131

Michaela Amoo, Clay Gloster, Jr.

Prototyping of a Two-Phase Micropipeline on FPGAs 138

Abdel Ejnioui

SESSION: RECONFIGURABLE HARDWARE

A New Routing Approach to Minimizing FPGA Reconfiguration Data 147

Weinan Chen, Chenglian Peng, Bo Zhou

Latency Optimization for a Reconfigurable, Self-Timed, and Bit-Serial Architecture 152

Florian Dittmann, Achim Rettberg, Raphael Weber

An FPGA Implementation of Reciprocal Sums for SPME 159

Sam Lee, Paul Chow

Optimization of Shared High-Performance Reconfigurable Computing Resources	166
<i>Melissa Smith, Gregory Peterson</i>	
Computation Patterns Identification for Instruction Set Extensions Implemented as Reconfigurable Hardware	175
<i>Christophe Wolinski, Krzysztof Kuchcinski</i>	
Critical Path Delay Reduction in FPGAs with Unbalanced Lookup Times	182
<i>Jason Meyer, Fatih Kocan, Daniel Saab</i>	

SESSION: SHORT PAPERS

Reducing the reconfiguration overhead: a survey of techniques	191
<i>Elena Perez-Ramo, Javier Resano, Daniel Mozos, Francky Catthoor</i>	
Implementing the G.723.1 Speech Codec Using a Coarse-Grained Reconfigurable Coprocessor	195
<i>Henrik Svensson, Thomas Lenart, Viktor Öwall</i>	
Exploring Partial Reconfiguration for Mitigating SEU faults in SRAM-Based FPGAs	199
<i>Cristiana Bolchini, Fabio Salice, Marco Domenico Santambrogio</i>	
Performance Analysis of Multi-process Execution Model on Dynamically Reconfigurable Processor	203
<i>Vu Manh Tuan, Yohei Hasegawa, Hideharu Amano</i>	
Agent-Based Reconfigurability for Fault-Tolerance in Network-on-Chip	207
<i>Pekka Rantala, Jouni Isoaho, Hannu Tenhunen</i>	
Design and Evaluation of a Software Infrastructure for the Runtime Management of Reconfigurable Resources	211
<i>Dimitris Syrivelis, Spyros Lalis</i>	
Evolvable Hardware: A Functional Level Evolution Framework Based on ImpulseC	216
<i>Anna Antola, Marco Castagna, Pamela Gotti, Marco Domenico Santambrogio</i>	
Autonomous Computing Systems: A Proposed Roadmap	220
<i>Neil Steiner, Peter Athanas</i>	

SESSION: POSTERS

A TCP/IP Fragmentation Monitoring Core For Intrusion Prevention	227
<i>Vukasin Pejovic, Slobodan Bojanic, Carlos Carreras</i>	

SESSION: LATE PAPERS

Pure ASIC–Based Retargetable Computing: Architectures, Advantages, and Challenges	231
<i>Yong–Kyu Jung</i>	
Design of Homogeneous Communication Infrastructures for Partially Reconfigurable FPGAs	238
<i>Jens Hagemeyer, Boris Kettelhoit, Markus Koester, Mario Porrmann</i>	
A Sandbox for Exploring the OpenFire Processor	248
<i>Alex Marschner, Stephen Craven, Peter Athanas</i>	
Power Efficient Domain–Specific Reconfigurable Architectures for System–on–Chip Applications	252
<i>Arjun K Pai, Khaled Benkrid</i>	
272 Gate Count Optically Differential Reconfigurable Gate Array VLSI	259
<i>Minoru Watanabe, Takenori Shiki, Fuminori Kobayashi</i>	
FPGA Implementation of a Reconfigurable License Plate Detection Method	265
<i>Ludek Bryan, Otto Fucik</i>	
Performance Evaluation of Two Allocation Schemes for Combinatorial Group Testing Fault Isolation	269
<i>Rawad Al–Haddad, Carthik Sharma, Ronald DeMara</i>	
Efficient FPGA–based Implementation of Time Synchronization for MIMO–OFDM	273
<i>Jeong Sung Park, Hong–Jip Jung</i>	
High–Level Specification of Runtime Reconfigurable Designs	280
<i>Stephen Craven, Peter Athanas</i>	
A Scalable and Reconfigurable Shared–Memory Graphics Cluster Architecture	284
<i>Ross Brennan, Michael Manzke, Keith O’Conor, John Dingliana, Carol O’Sullivan</i>	
Optimization of Reconfiguration–speed Control Bits for an Optically Reconfigurable Gate Array	291
<i>Minoru Watanabe</i>	
Feasibility of Hardware Acceleration of a Neocortex Model	295
<i>Sébastien Lafontant, Tarek Taha</i>	
Autonomous Computing Systems: A Proof–of–Concept	302
<i>Neil Steiner, Peter Athanas</i>	